

Figure 1

200

Order latches in the circuit in the bottom-up order (from inputs to the outputs):

Let l_1, l_2, \dots, l_n be thus ordered list of latches (assume d is the data signal of l_1 and c_1 is its clock signal)

202

For each latch l_i in the above order, compute its TBED, $\text{tbed}(l_i)$, as follows:

- compute the TBED of its data, $\text{tbed}(d_i)$ (item 9 of the pseudo-algorithm)
- compute the TBED of its clock, $\text{tbed}(c_i)$ (item 10 of the pseudo-algorithm)
- compute $\text{res}_i =$ the restriction of $\text{tbed}(\text{data}_i)$ over $\text{tbed}(c_i)$ (item 10 of the pseudo-alg)

The TBED of latch l_i is computed by: $\text{tbed}(l_i) = \text{shift}(\text{res}_i, \text{tbed}(c_i))$ (item 11 of the pseudo-alg)

204

Compute the TBED of the output (item 20 of the pseudo algorithm)

Figure 2




Figure 3